Even Silicon Needs a Reset Signal — Why It’s Okay to Restart Your Life & Career

Starting a VLSI Career? Don’t Miss This! My 3-Year Industry Experience

January 2025: Exciting VLSI and AI Courses Await!

Design CPU with Verilog | arm LRM | week 1

Verilog in Action | Practical Application of FSM to Model Digital Circuits

NPTEL JULY2024

One commonly asked Verilog Interview Question | VLSI Puzzle | Solve with me | HDLbits

My Story: How I Switched from a Software Engineer role to an Electronics Core VLSI job

#VLSI_Clips: One of the Best way to For ECE BTech VLSI Aspirants

Best VLSI & AI courses available in NPTEL JANUARY 2024 semester

8 Action Point to be Market Ready in 2024 | Semiconductor Industry | VLSI |Core Electronics

These 4 Book is Enough for Best ever 2024 | whyRD

VLSI Engineers Work Culture | 70 Hours Work Week is Feasible | Time Management

What is AI ? | Tech Term Simplify | Explained to Any One |

Best VLSI courses available in NPTEL JANUARY 2024 semester (PART1)

VLSI Workshop | Robotics Challenge | Multiple Free online Courses for VLSI & AI

Future of ELECTRONICS Engineers | AI, Neuromorphic & Quantum Computing EXPLAINED as VLSI Engineer

Must Do for BTech Student #vlsi #shorts

As an ECE BTech Student, how to be on the VLSI track | VLSI Podcast with whyRD

Common VLSI Interview Question | How to approach them | VLSI clock domain #1 #shorts #vlsi #whyrd

Fab-Less or Fab-Lab: Which One is the Best Fit? | whyRD, homes of Electronics Core

Are Low CGPA Harmful ? College Grade Myths and Winning Strategies | Electronics Core Jobs

2's Complement | 30 Days of Verilog Coding | Day 30

Verilog codes from KMap | 30 Days of Verilog Coding | day 29

Bus Multiplexer Design | 30 days of VERILOG coding | Day 28

Design controller for Thermostat | Verification | 30 Days of Verilog | Day 27

Ring or Vibrate | 30 Days of Verilog Coding | Day 26

Verilog Module Instantiation & Routing | 30 Days of Verilog Coding | Day 25

Magic of K-Map | 30 Days of Verilog Coding | Day 24

Digital Design using truth table | Let's Learn Verilog with Real-time Practice with Me | Day 23

Application of Verilog Generate Block | Lets Learn Verilog with real-time Practice with Me | Day 22

Count no of 1 | Lets Learn Verilog with real-time Practice with Me | Day 21

Verilog For loop : can we synthesis it ? Day 20

Reduction Operator | Lets Learn Verilog with real-time Practice with Me | Day 19

Simulation vs synthesis | Verilog synthesis using EDA playground | Day 18

Why casex/casez | Lets Learn Verilog with real-time Practice with Me | Day 17

What's the need of CASE ? | Lets Learn Verilog with real-time Practice with Me | Day 16

Danger of Conditional Flow |Lets Learn Verilog with real-time Practice with Me | Day 15

Conditional Statement | Lets Learn Verilog with real-time Practice with Me | Day 14

Blocking vs Non-Blocking Assignment | Lets Learn Verilog with real-time Practice with Me | Day 13

What's the need of Always block ? | Lets Learn Verilog with real-time Practice with Me | Day 12

Design Full Adder | Lets Learn Verilog with real-time Practice with Me | Day 11

Design 32bit Adder | Lets Learn Verilog with real-time Practice with Me | Day 10

Design 4x1 Multiplexer | Lets Learn Verilog with real-time Practice with Me | Day 9

Design Shift Register| Lets Learn Verilog with real-time Practice with Me | Day 8

Modules & hierarchy | Lets Learn Verilog with real-time Practice with Me | Day 7

Lets Learn Verilog with real-time Practice with Me | Vector concatenation | DAY 6

Lets Learn Verilog with real-time Practice with Me | Bitwise operator vs Logical operator | DAY 5

Lets Learn Verilog with real-time Practice with Me | Introduction to Vectors | DAY 4

Lets Learn Verilog with real-time Practice with Me | Codes your first CHIP | Declare wire | DAY 3

Lets Learn Verilog with real-time Practice with Me | Logic Gates | DAY 2

Lets Learn Verilog with real-time Practice with Me | A new Beginning | DAY 1

VLSI Opportunity in India September 2023 | NXP | ISRO | NPTEL | Chips to start-ups | LinkedIN

Magic VLSI tutorial Day 3| Cmos inverter layout with sky130 PDK

Magic VLSI tutorial Day 2 | Cmos inverter layout with sky130 PDK

The Incredible Role of VLSI in Space Exploration | How to Join ISRO | Salary

IIT vs IISc: Which is Better ? | Students life | Opportunities

Magic VLSI tutorial | Cmos inverter layout design | Day 1

How India is Dominating as a Semiconductor maker Despite Not Owning a Single Fab Lab | VLSI Startups

VLSI Opportunity in India | Internship from IIT | Semicon India | Aug 2023