IC Nanometer Design - Invidious

IC Nanometer Design

Siemens EDA offers the most comprehensive IC design, verification, DFM and test technologies available today. Our technologies address the most pressing challenges facing IC development teams for custom analog and digital, digital place and route, mixed-signal and system-on-chip (SoC) designs. Tight collaboration with foundries, IC design houses, systems companies, research and development labs, and industry standards organizations ensures our tools meet state-of-the-art requirements and deliver real competitive value.

View channel on YouTube

Switch Invidious Instance

Videos

newest

oldest

popular

1:12

Faster LVS Debug: Short Isolation with Calibre nmLVS Recon

IC Nanometer Design

Shared 2 months ago

75 views

1:19

Ensuring Reliability in 3D IC Design with Calibre 3DPERC

IC Nanometer Design

Shared 2 months ago

56 views

1:17

Catch Pre-Layout Reliability Issues Early with Insight Analyzer

IC Nanometer Design

Shared 3 months ago

41 views

1:17

Calibre Circuit Verification for Signoff Accuracy

IC Nanometer Design

Shared 5 months ago

1.7K views

1:25

Is Calibre xACT 3D a Full Wave Solver?

IC Nanometer Design

Shared 5 months ago

2.9K views

0:53

Shift left verification with Siemens Calibre nmPlatform | Smarter, faster IC design

IC Nanometer Design

Shared 6 months ago

189 views

1:09

Calibre nmDRC Recon – Streamline and Accelerate Your IC Verification Flow

IC Nanometer Design

Shared 6 months ago

98 views

1:09

Siemens Insight Analyzer for IC Design | Early Leakage & Reliability Verification

IC Nanometer Design

Shared 6 months ago

4.2K views

1:12

Introducing Calibre Vision AI

IC Nanometer Design

Shared 7 months ago

735 views

0:52

Calibre Insight Analyzer

IC Nanometer Design

Shared 7 months ago

60 views

1:06

Calibre 3DStress Introduction

IC Nanometer Design

Shared 7 months ago

97 views

1:59

Calibre Circuit Verification Update

IC Nanometer Design

Shared 8 months ago

9K views

4:32

Symmetry Checking with Calibre RealTime

IC Nanometer Design

Shared 8 months ago

1K views

6:35

Resolving Cross-connection Errors with Calibre LVS

IC Nanometer Design

Shared 11 months ago

2K views

2:33

How to achieve faster LVS debugging in Calibre Results Viewing Environment

IC Nanometer Design

Shared 1 year ago

2.9K views

3:54

How to Back-Annotate Calibre SmartFill as a Placement in Virtuoso

IC Nanometer Design

Shared 1 year ago

709 views

1:42

How to Report Layout Sources from Calibre DESIGNrev Filemerge

IC Nanometer Design

Shared 1 year ago

565 views

3:33

How to get started with DRV scripting

IC Nanometer Design

Shared 2 years ago

1.3K views

2:48

How to Split Up Calibre DRC RDBs in a Batch Process

IC Nanometer Design

Shared 2 years ago

535 views

4:36

How To Optimize Calibre DRC HTML Reporting

IC Nanometer Design

Shared 2 years ago

871 views

4:10

How to Setup Calibre RealTime Digital running batch Calibre SmartFill on LSF

IC Nanometer Design

Shared 2 years ago

1.6K views

3:26

How-To extract layout connectivity with less run time in Calibre DESIGNrev

IC Nanometer Design

Shared 2 years ago

1.5K views

5:07

インタラクティブP2P GUIを用いた Calibre® PERC™ P2P抵抗違反デバッグ手法

IC Nanometer Design

Shared 2 years ago

349 views

2:11

Calibre RealTimeでDRC実行した領域を保存、トラッキングする方法

IC Nanometer Design

Shared 2 years ago

149 views

5:21

Calibre PERCのPoint2Point結果をデバッグする方法

IC Nanometer Design

Shared 2 years ago

265 views

2:26

Calibre RealTime CustomでDRC結果を効率よくブラウズする方法

IC Nanometer Design

Shared 2 years ago

180 views

3:22

Auto-Waiversの使用方法

IC Nanometer Design

Shared 2 years ago

201 views

4:07

New Calibre InteractiveのConfiguration fileを旧Customization fileと同時に使用する方法

IC Nanometer Design

Shared 2 years ago

120 views

3:29

Calibre RVEでsoft check warningをデバッグする方法

IC Nanometer Design

Shared 2 years ago

188 views

1:47

Calibre RealTimeのDRC結果を確認する方法

IC Nanometer Design

Shared 2 years ago

158 views

1:59

Calibre® PERC™ を使用したマルチパワードメインチェックの実行方法

IC Nanometer Design

Shared 2 years ago

184 views

3:48

How-To Setup and Run mPower Analog EMIR Analysis from Synopsys Custom Compiler

IC Nanometer Design

Shared 2 years ago

1K views

2:12

How to Quickly Switch Between Configurations in Calibre Interactive

IC Nanometer Design

Shared 2 years ago

2.2K views

2:57

How-To Save a Layout as an Image

IC Nanometer Design

Shared 2 years ago

1.2K views

2:27

How to add Dependencies in Multiple Job Submission GUI

IC Nanometer Design

Shared 2 years ago

333 views

3:30

How-To find missing DEF macros with Calibre fdi2oasis

IC Nanometer Design

Shared 2 years ago

436 views

3:34

How-To Run and Monitor Multiple Calibre Jobs

IC Nanometer Design

Shared 2 years ago

938 views

2:27

How-To Setup and Run Calibre RealTime Fill Flow in Fusion Compiler

IC Nanometer Design

Shared 2 years ago

1.2K views

3:38

How to Perform Object-Based Comparison of OASIS Layouts with Calibre DBdiff

IC Nanometer Design

Shared 3 years ago

868 views

5:38

Calibre nm LVS Reconを使用した電源/グランドの効率的ショートエラー解析方法

IC Nanometer Design

Shared 3 years ago

686 views

3:05

How to Setup and Run mPower Analog EMIR Analysis from Calibre Interactive GUI.

IC Nanometer Design

Shared 3 years ago

1.2K views

3:40

How to Simplify and Optimize Calibre Jobs Configuration and Invocation

IC Nanometer Design

Shared 3 years ago

554 views

2:30

How to setup and Run Calibre RealTime Digital DRC in Aprisa

IC Nanometer Design

Shared 3 years ago

950 views

2:54

How to identify the source database for every cell after running Calibre DESIGNrev Layout Filemerge

IC Nanometer Design

Shared 3 years ago

552 views

2:03

How-To write a script to load a layout file in Calibre DESIGNrev GUI, make edits and keep it open

IC Nanometer Design

Shared 3 years ago

2.1K views

2:18

Basic Calibre V2LVS Configuration to Translate Verilog to SPICE Netlist

IC Nanometer Design

Shared 3 years ago

2.5K views

3:08

How-To Change Layout Cell Names with Calibre DESIGNrev Filemerge

IC Nanometer Design

Shared 3 years ago

3.2K views

1:56

How to exclude/include specific cells into a new layout, without loading design in the memory

IC Nanometer Design

Shared 3 years ago

1.2K views

3:27

How-To Run Calibre LVS with same runsets in Cadence Virtuoso and Synopsys Custom Compiler

IC Nanometer Design

Shared 3 years ago

2.5K views

3:36

How-To Set LEF/DEF Input Warnings as Exception Severities for the Calibre FDI Utilities

IC Nanometer Design

Shared 3 years ago

977 views

2:58

How to Optimize Calibre FastXOR for Layout Vs. Layout Design Compare

IC Nanometer Design

Shared 3 years ago

1.3K views

5:04

How-To Debug Calibre® PERC™ P2P Resistance Violations Through Path Segmentation

IC Nanometer Design

Shared 3 years ago

2.3K views

2:32

How to Generate Enhanced XOR rules with the DBdiff Utility

IC Nanometer Design

Shared 3 years ago

693 views

4:06

How to Generate Redundant DEF Vias Using the Calibre LEF/DEF Interface

IC Nanometer Design

Shared 3 years ago

3.4K views

3:06

How-To optimize layout loading time in DESIGNrev

IC Nanometer Design

Shared 3 years ago

506 views

2:54

How to Extract Nets in DESIGNrev High-Capacity (HC) mode

IC Nanometer Design

Shared 3 years ago

1.1K views

3:48

How to use New Calibre Interactive Configuration files together with Classic Customization Files

IC Nanometer Design

Shared 4 years ago

1.2K views

3:59

How to transition Classic Interactive Custom Files to New CI Configuration Format

IC Nanometer Design

Shared 4 years ago

2.2K views

2:14

How to find missing fillercells with the Calibre LEF/DEF Interface

IC Nanometer Design

Shared 4 years ago

1.5K views

2:40

How to convert Classic Calibre Interactive Runsets to New CI Runsets

IC Nanometer Design

Shared 4 years ago

1K views