Logic Verify

🤔 What is the default value of a reg in Verilog?

3 weeks ago | [YT] | 4