dark
Invidious

6:41

⚡️Low Power VLSI Design: Reduce Power Consumption in Digital Circuits

CodeLucky

Shared 6 months ago

290 views

0:09

Top 6 VLSI Project Ideas for Electronics Engineering Students 🚀💡

VLSI Gold Chips

Shared 11 months ago

327K views

27:29

EEVblog #1242 - Memory LCD+Supercaps+Low Power Design

EEVblog  

Shared 6 years ago

71K views

1:55

Design of Low Power Configurable Multiclock Digital System from RTL to GDSII

BP International

Shared 10 months ago

21 views

2:21

A New Design of XOR XNOR gates for low power application

Takeoff Edu Group

Shared 1 year ago

75 views

2:38

POWER EFFICIENT DESIGN OF ADIABATIC APPROACH FOR LOW POWER VLSI CIRCUIT

Takeoff Edu Group

Shared 1 year ago

121 views

2:17

LOW POWER DESIGN OF SPI AND I2C PROTOCOL IN VERILOG HDL

Takeoff Edu Group

Shared 1 year ago

130 views

3:10

DESIGN OF TEST PATTERN GENERATOR (TPG) BY AN OPTIMIZED LOW-POWER DESIGN FOR TESTABILITY (DFT).....

Takeoff Edu Group

Shared 1 year ago

43 views

2:32

Design and Implementation of a low power high-speed full adder cell for low-power applications

Takeoff Edu Group

Shared 1 year ago

114 views

0:45

🎓 Develop Your Final Year Projects with Low-Power VLSI Techniques! 🌟

Takeoff Edu Group

Shared 11 months ago

328 views

0:39

Low-Power Design: VLSI Des #vlsi #vlsidesign #viralshorts #youtubeshorts #nvidia #nvidiastock

vlsi physical design

Shared 2 years ago

143 views

3:22

How Do You Design For Ultra-low Power Peripheral Interfacing? - Electrical Engineering Essentials

Electrical Engineering Essentials

Shared 2 months ago

6 views

2:22

Low Power, Area Efficient ALU Arithmetic Logic Unit using a Low Power Full Adder

Takeoff Edu Group

Shared 7 months ago

61 views

41:50

Conformal Low Power Simplified

Success Bridge

Shared 1 year ago

925 views

53:15

PCIe Side Band Signals Functionalities at Power-On & Low Power State and Validation

Prodigy Technovations

Shared 7 months ago

7.1K views

1:06

What is State Retention Power Gating? | Master SRPG & Retention Cells

Cadence Design Systems

Shared 10 months ago

328 views

3:35

Presenting the Design of Low-Power High-Speed Two-Level Three input XOR Gate

BP International

Shared 10 months ago

11 views

1:05

C Programming Interview Questions Part 42: How do you reduce power consumption in embedded firmware?

Embedded Systems Tutorials

Shared 7 months ago

1.1K views

0:41

EM Microelectronic: Ultra-Low-Power Solutions for Sensors and Bluetooth Connectivity

Ineltek Ltd

Shared 1 year ago

44 views

32:31

“Advanced VLSI Power Domain Concepts | Multi-Voltage, UPF, Isolation & Retention Explained”

Advance_VLSI

Shared 4 months ago

290 views

0:23

What Is an Isolation Logic?

Cadence Design Systems

Shared 3 weeks ago

1.7K views

3:00

A Circuit Technique for Leakage Power reduction in CMOS VLSI Circuits

Takeoff Edu Group

Shared 1 year ago

180 views

2:55

LOW POWER, HIGH PERFORMANCE PMOS BIASED SENSE AMPLIFIER

Takeoff Edu Group

Shared 1 year ago

115 views

1:42

Power Management IC (PMIC) Market: Enabling Efficient, Reliable, and Intelligent Power Control

Verified Market Research

Shared 1 month ago

12 views

2:11

A 32 Bit Ripple Ling Hybrid Carry Adder

Takeoff Edu Group

Shared 11 months ago

202 views

0:50

What Is Power Intent in VLSI?

Cadence Design Systems

Shared 10 months ago

158 views

8:50

The Wi-Fi Chip with 2× Range & 4× Efficiency | Morse Micro

ipXchange

Shared 8 months ago

594 views

1:04

Eco-Friendly PCB Designs with Embedded System Efficiency

Sunstream Global

Shared 1 year ago

43 views

3:33

Why Is Power Optimization Critical For Embedded Systems? - Your Engineering Future

Your Engineering Future

Shared 3 months ago

13 views

0:49

What is Multibit Cell Inference (MBCI)?

Cadence Design Systems

Shared 3 weeks ago

892 views

3:08

How Can You Optimize Peripheral Interfacing For Low Power Consumption?

Electrical Engineering Essentials

Shared 2 months ago

1 view

0:28

What Is an Isolation Logic

Cadence Design Systems

Shared 10 months ago

141 views

2:40

LOW POWER REDUNDANT TRANSITION FREE TSPC DUAL EDGE TRIGGERING FLIP FLOP USING SINGLE TRANSISTOR CLOC

Takeoff Edu Group

Shared 1 year ago

100 views

0:21

Advanced Mixed-Signal and High-Voltage Integrated Circuits for Demanding Technologies

delmarphotonics

Shared 3 months ago

38 views

2:21

Optimization of WiFi Communication System using Low Power Ring Oscillator Delay Cell

Takeoff Edu Group

Shared 1 year ago

72 views

4:13

How Do Microcontrollers Achieve Ultra-low Power For Long Battery Life?

Electrical Engineering Essentials

Shared 2 months ago

1 view

Original source code / Modified source code Documentation
Released under the AGPLv3 on GitHub. View JavaScript license information. View privacy policy.
Services Forum Donate @ Tiekoetter.com Donate @ Invidious.io Current version: 2025.12.22-65bc6f46 @ master
Contact: tinbox@tiekoetter.com