dark
Invidious

20:21

lecture 1: Digital Logic Design Flow Overview

Kendaganna Swamy S

Shared 7 years ago

4K views

16:36

Design of S-R Latch Using NAND Gates | Truth Table, Logic Circuit & Working | DLD | COA

CSE Blueprint Academy

Shared 4 weeks ago

6 views

12:35

Combinational Logic Design Explained | SOP, POS, K-Maps & Circuits

StudyBeLike

Shared 10 months ago

18 views

7:14

Introduction to Latches | SR Latch | Truth Table | Logic Diagram | Flip-flops | Digital Electronics

Fly high

Shared 1 year ago

3.8K views

4:41:43

Digtal Logic Design crash course in 4 hrs [Urdu/Hindi]

Renzym Education

Shared 5 years ago

27K views

2:19

Digital Logic - Simplification of an SOP Expression 11

Mathematics First

Shared 3 years ago

1.1K views

5:59

IMPLEMENTATION OF EXOR GATE USING LUT-FPGA DESIGN

Nisha PM

Shared 2 years ago

1.9K views

4:56

Digital Logic - Boolean Algebra (SOP)

Mathematics First

Shared 16 years ago

358K views

8:01

Design of Serial-In Serial-Out (SISO) Shift Register | Circuit, Working & Timing Diagram | DLD | COA

CSE Blueprint Academy

Shared 4 weeks ago

12 views

18:16

Design of S-R Latch Using NOR Gates | Truth Table, Logic Circuit & Working | DLD | COA

CSE Blueprint Academy

Shared 1 month ago

6 views

8:48

Design of 2-Bit Multiplier | Truth Table, Logic Circuit & Working | DLD | COA

CSE Blueprint Academy

Shared 1 month ago

33 views

15:39

3×3 Binary Multiplier in Digital Logic Design | Easy Step-by-Step Explanation

Ayan Sarkar

Shared 1 month ago

94 views

6:21

Construction of 4 * 16 Decoder using 2 * 4 Decoders | Digital Logic Design |Digital Electronics

Sudhakar Atchala  

Shared 3 years ago

88K views

14:54

Solving Problem 4.23: Draw the logic diagram of a 2-to-4-line decoder using NOR and NAND gates.

Mohammed Aboshosha

Shared 1 year ago

504 views

9:52

State Reduction Example in Digital Logic Design | Step-by-Step Explanation

EE-Vibes (Electrical Engineering Lessons)

Shared 1 year ago

2.9K views

6:56

S-R Flip-Flop Characteristic Equation | Derivation, Truth Table & Logic Design | DLD | COA

CSE Blueprint Academy

Shared 4 weeks ago

4 views

4:09

Logic Gates: Positive vs Negative Logic Explained for Beginners

CodeLucky

Shared 1 year ago

822 views

5:13

Introduction to Counters in Digital Electronics || Digital Logic Design

Sudhakar Atchala  

Shared 2 years ago

70K views

14:40

Design of 3-Bit Multiplier | Truth Table, Partial Products, Logic Circuit & Working | DLD | COA

CSE Blueprint Academy

Shared 1 month ago

16 views

15:53

Universal Shift Register | Design, Working, Modes of Operation & Applications | DLD | COA

CSE Blueprint Academy

Shared 4 weeks ago

7 views

2:47

Modulo-N Counter Design: Digital Logic Tutorial for Beginners

CodeLucky

Shared 1 year ago

405 views

8:39

4 Bit Binary Subtractor || Digital Logic Design || Digital Electronics

Sudhakar Atchala  

Shared 2 years ago

66K views

1:59

T Flip-Flop Characteristic Equation | Derivation, Truth Table & Logic Design | DLD | COA

CSE Blueprint Academy

Shared 4 weeks ago

1 view

8:39

Logic Design for Interviews – MSB Detection With Timing Constraint

2ChipDesign

Shared 1 year ago

3K views

8:46

Design of 3-to-8 Decoder | Truth Table, Boolean Expressions & Logic Circuit | DLD | COA

CSE Blueprint Academy

Shared 1 month ago

10 views

25:26

Binary to BCD Code Converter | Design, Truth Table, Logic Circuit & Working | DLD | COA

CSE Blueprint Academy

Shared 1 month ago

11 views

5:34

HDL for Combinational Circuits | Verilog Design, Coding & Simulation | Digital Logic Design | COA

CSE Blueprint Academy

Shared 1 month ago

171 views

4:49

Programmable Logic Devices (PLDs) Explained: PLA, PAL, & CPLD Basics

CodeLucky

Shared 1 year ago

2.6K views

6:49

Verilog HDL Basics 🔥 | Lexical Conventions, Ports & Modules | Digital Logic Design | B.Tech VIT

B-Tech VIT

Shared 2 weeks ago

24 views

57:08

K-Map & AOI Circuits in Digital Logic Design |DECO Unit 1 part 2| Step by Step Explanation

BunkToBrains

Shared 1 year ago

2.1K views

10:11

Design of T Flip-Flop | Truth Table, Characteristic Equation & Logic Circuit | DLD | COA

CSE Blueprint Academy

Shared 4 weeks ago

1 view

Original source code / Modified source code Documentation
Released under the AGPLv3 on GitHub. View JavaScript license information. View privacy policy.
Services Forum Donate @ Tiekoetter.com Donate @ Invidious.io Current version: 2026.09.16-d6ceecc @ master
Contact: tinbox@tiekoetter.com