light
Invidious

5:42

ASIC Design Flow | RTL to GDS | Chip Design Flow

Semiconductor Club

Shared 4 years ago

40K views

4:08

India’s First 3nm Chip Centres Are Live — Here’s What It Means | FrontPage

AIM Network

Shared 9 months ago

157K views

16:35

Revolutionizing Chip Design with AI: William Wang, CEO of ChipAgents, on AI-Powered EDA Tools

Sanjay TechCafe

Shared 11 months ago

941 views

13:06

AI vs Chip Design: The Future is Now! 🚀

Mohsin Insights

Shared 6 months ago

76 views

6:23

India Designed a 2nm Chip - 30 Billion Transistors

AIM Network

Shared 2 weeks ago

23K views

Original source code / Modified source code Documentation
Released under the AGPLv3 on GitHub. View JavaScript license information. View privacy policy.
Services Forum Donate @ Tiekoetter.com Donate @ Invidious.io Current version: 2026.02.24-995b84d1 @ master
Contact: tinbox@tiekoetter.com