light
Invidious
Advance_VLSI
Subscribe | 36
 RSS


View channel on YouTube
Switch Invidious Instance
Videos
Shorts
newest
oldest
popular

1:00

VLSI Floorplan Revision in 1 Minute | Goals, Inputs, Outputs, Steps & Checks Explained #chipdesign

Advance_VLSI

Shared 55 years ago

135 views

1:00

#semiconductor fabrication, cleanroom, lithography, etching, and wafer #production #process #vlsi

Advance_VLSI

Shared 55 years ago

36 views

1:00

VLSI Timing Report Analysis | Setup Time, Hold Time & Slack Calculation Explained #chipdesign

Advance_VLSI

Shared 55 years ago

268 views

1:00

physical exclusive & logical exclusive clock & timing analysis in VLSI.#chipdesign #vlsi #education

Advance_VLSI

Shared 55 years ago

118 views

1:00

Logic Gates Explained in 30 Seconds: AND, OR, NOT, NAND, NOR, XOR #chipdesign #vlsi #asicdesign

Advance_VLSI

Shared 55 years ago

133 views

Original source code / Modified source code Documentation
Released under the AGPLv3 on GitHub. View JavaScript license information. View privacy policy.
Services Forum Donate @ Tiekoetter.com Donate @ Invidious.io Current version: 2025.10.17-2dd6e6e2 @ master
Contact: tinbox@tiekoetter.com