Silicon Simplified

8:42

Clock Tree Synthesis | RTL to GDS II | Part 35

Silicon Simplified

Shared 21 hours ago

5 views

7:33

Placement and Timing Optimization | RTL to GDS | Part 34

Silicon Simplified

Shared 4 days ago

37 views

7:10

Congestion Analysis | RTL to GDS II Part 33

Silicon Simplified

Shared 1 week ago

73 views

7:31

Power Distribution Networks RTL to GDS Part 32

Silicon Simplified

Shared 1 week ago

75 views

8:13

Power Integrity RTL to GDS II Part 31

Silicon Simplified

Shared 2 weeks ago

26 views

7:45

Power Intergrity | RTL to GDS II Part 30

Silicon Simplified

Shared 2 weeks ago

16 views

6:28

IR Drop and UPF file | RTL to GDS II Part 29

Silicon Simplified

Shared 2 weeks ago

17 views

7:40

Power Delivery Network | RTL to GDS II | Part 28

Silicon Simplified

Shared 2 weeks ago

32 views

6:45

Floorplanning and Pin Assignment| RTL to GDS II | Part 27

Silicon Simplified

Shared 3 weeks ago

22 views

7:09

Routing Optimization | RTL to GDS II | Part 26

Silicon Simplified

Shared 3 weeks ago

25 views

6:56

Placement and Routing | RTL to GDS | Part 25

Silicon Simplified

Shared 3 weeks ago

20 views

10:29

Technology Files in Physical Design | RTL to GDS Part 24

Silicon Simplified

Shared 3 weeks ago

56 views

6:27

Physical Design Basics | RTL to GDS II | Part 23

Silicon Simplified

Shared 3 weeks ago

71 views

5:11

Prime Time | RTL to GDS II | Part 22

Silicon Simplified

Shared 3 weeks ago

40 views

7:43

Timing models| RTL to GDS II Part 21

Silicon Simplified

Shared 4 weeks ago

45 views

5:20

Setup, Hold and Timings Closure | RTL to GDS II | Part 20

Silicon Simplified

Shared 4 weeks ago

44 views

8:59

Static Timing Analysis| RTL to GDS II | Part 19

Silicon Simplified

Shared 4 weeks ago

55 views

3:33

ATPG Pattern | RTL to GDS II Part 18

Silicon Simplified

Shared 1 month ago

42 views

7:11

MBIST and LBIST | RTL to GDS II | Part 17

Silicon Simplified

Shared 1 month ago

78 views

9:37

Scan Chain Insertion | RTL to GDS II | Part 16

Silicon Simplified

Shared 1 month ago

69 views

4:30

Fault models | RTL to GDS II Part 15

Silicon Simplified

Shared 1 month ago

27 views

4:42

DFT Basics | RTL to GDS II | Part 14

Silicon Simplified

Shared 1 month ago

69 views

6:39

Area Timing and Power optimization | RTL to GDS II Part 13

Silicon Simplified

Shared 1 month ago

45 views

6:11

Wire Load Models | RTL to GDS II | Part 12

Silicon Simplified

Shared 1 month ago

61 views

4:52

Clock Constraint | RTL to GDS II | Part 11

Silicon Simplified

Shared 1 month ago

58 views

3:46

Logic Synthesis 2 | RTL to GDS II | Part 10

Silicon Simplified

Shared 1 month ago

132 views

5:09

Logic Synthesis | RTL to GDS | Part 9

Silicon Simplified

Shared 1 month ago

53 views

4:23

Functional Verification Explained | RTL to GDS II | Part 8

Silicon Simplified

Shared 1 month ago

60 views

5:35

RTL Design | RTL to GDS II | Part 7

Silicon Simplified

Shared 1 month ago

41 views

4:46

PDK(Process Design Kit) Explained | RTL to GDS II | Part 6

Silicon Simplified

Shared 1 month ago

60 views

5:35

Standard Cell Library | RTL to GDS II | Part 5

Silicon Simplified

Shared 1 month ago

42 views

6:06

Semiconductor Manufacturing Basics | RTL to GDS II | Part 4

Silicon Simplified

Shared 1 month ago

78 views

4:11

Moore's Law and Technology Nodes | RTL to GDS II | Part 3

Silicon Simplified

Shared 1 month ago

52 views

5:36

Front end vs Back end | RTL to GDS II | Part 2

Silicon Simplified

Shared 1 month ago

43 views

7:03

Introduction to RTL to GDS II | Part 1

Silicon Simplified

Shared 1 month ago

133 views

9:33

UVM Complete Architecture Explained in one Video| Part 25

Silicon Simplified

Shared 1 month ago

84 views

8:26

UVM Advanced Concepts | Part 24

Silicon Simplified

Shared 1 month ago

18 views

7:20

UVM RAL(Register Abstraction Layer) | Part 23

Silicon Simplified

Shared 1 month ago

46 views

8:16

UVM TLM | Part 22

Silicon Simplified

Shared 1 month ago

19 views

8:23

UVM Architecture and Tests | Part 21

Silicon Simplified

Shared 1 month ago

24 views

7:33

UVM Reporting Mechanism | Part 20

Silicon Simplified

Shared 1 month ago

20 views

8:32

UVM Config db | Part 19

Silicon Simplified

Shared 1 month ago

20 views

10:13

UVM Env | Part 18

Silicon Simplified

Shared 1 month ago

15 views

8:01

UVM Agents | Part 17

Silicon Simplified

Shared 1 month ago

36 views

6:48

UVM Functional Coverage | Part 16

Silicon Simplified

Shared 1 month ago

21 views

8:10

UVM Scoreboard | Part 15

Silicon Simplified

Shared 1 month ago

27 views

7:18

UVM Scoreboard | Part 14

Silicon Simplified

Shared 1 month ago

43 views

8:51

UVM Analysis Ports | Part 13

Silicon Simplified

Shared 1 month ago

22 views

9:06

UVM Monitor | Part 12

Silicon Simplified

Shared 1 month ago

63 views

6:31

UVM Virtual Interfaces | Part 11

Silicon Simplified

Shared 1 month ago

31 views

6:26

UVM Driver 2 | Part 10

Silicon Simplified

Shared 1 month ago

26 views

8:00

UVM Driver | Part 9

Silicon Simplified

Shared 1 month ago

26 views

9:22

UVM Sequences | Part 8

Silicon Simplified

Shared 1 month ago

21 views

6:07

UVM Sequencer | Part 7

Silicon Simplified

Shared 1 month ago

16 views

7:55

UVM Sequence Item | Part 6

Silicon Simplified

Shared 1 month ago

16 views

10:36

UVM Phases 2 | Part 5

Silicon Simplified

Shared 1 month ago

14 views

5:54

Asynchronous FIFO Design in Verilog | Part 24

Silicon Simplified

Shared 1 month ago

95 views

8:17

UVM Phases | Part 4

Silicon Simplified

Shared 1 month ago

26 views

5:40

Synchronous FIFO design in Verilog | Part 23

Silicon Simplified

Shared 1 month ago

117 views

10:13

UVM Testbench Architecture | Part 3

Silicon Simplified

Shared 1 month ago

21 views